This paper studies a soft switching DC/DC converter to achieve zero voltage switching (ZVS) for all switches under a wide range of load condition and input voltage. Two three-level PWM circuits with the same power switches are adopted to reduce the voltage stress of MOSFETs at V in /2 and achieve load current sharing. Thus, the current stress and power rating of power semiconductors at the secondary side are reduced. The series-connected transformers are adopted in each three-level circuit. Each transformer can be operated as an inductor to smooth the output current or a transformer to achieve the electric isolation and power transfer from the input side to the output side. Therefore, no output inductor is needed at the secondary side. Two center-tapped rectifiers connected in parallel are used at the secondary side to achieve load current sharing. Due to the resonant behavior by the resonant inductance and resonant capacitance at the transition interval, all switches are turned on at ZVS. Experiments based on a 1kW prototype are provided to verify the performance of proposed converter.
I. INTRODUCTION
Recently, high efficiency DC/DC converters have been widely used and developed for the cloud server power units and telecommunication applications. For the medium/high power applications, three-phase power factor correctors (PFC) are generally used in the front stage of the high efficiency power converters to supply a constant DC bus voltage for the rear stage DC/DC converter. Usually, the DC bus voltage of a three-phase PFC is greater than 500V-800V. Thus, MOSFETs with 500V or 600V voltage stress cannot be adopted in the second stage such as half-bridge or full-bridge circuit topology. High voltage IGBT can be used in the rear DC/DC converters. But the low switching frequency is the main drawback of IGBT for high power density applications. Although MOSFETs with 900V voltage stress can be adopted in the rear DC/DC converters to overcome this problem, the main drawbacks of the high voltage MOSFETs are high cost and large turn-on resistance which will reduce the circuit efficiency. Three-level or multi-level converters/inverters [1] - [4] have been proposed to use low voltage stress of power switches for high voltage applications. These topologies are based on the neutral point diode clamp, flying clamp or series full-bridge topology to reduce the voltage stress of each power switches at one-half of DC bus voltage. Therefore MOSFETs with 600V voltage stress can be used in the rear DC/DC converter for high input voltage applications. Soft switching techniques [5] - [12] such as active clamp techniques, asymmetric half-bridge converters, series resonant techniques and phase-shift pulse-width modulation (PWM) have been proposed in order to meet the demand of modern switching converters with high efficiency, small volume and light weight. Thus, power switches can be turned off at zero current switching (ZCS) or turned on at zero voltage switching (ZVS). However, these soft switching topologies are mainly based on the two-level PWM scheme such that they cannot be used for high voltage applications. Three-level soft switching DC/DC converters [13] - [16] have been proposed to have the features of low voltage stress of power semiconductors and high circuit efficiency. In these techniques, the leakage inductance of the transformer (or external inductance) and the output capacitance of power switches are resonant at the transition interval. The drain-to-source voltage of MOSFETs can be decreased to zero voltage before the MOSFETs are turned on. In order to reduce the output inductance variation due to the different load condition, the output filter inductance is deleted and two series transformers [17] , [18] are used in the primary side to have the almost constant magnetizing inductance. This paper presents a soft switching DC/DC converter with two three-level DC/DC circuits with the same power switches. The main features of the proposed converter are low switching losses, ZVS turn-on and low voltage stress on MOSFETs. Two three-level PWM circuits with the same power switches are presented in order to decrease the switch count, achieve the load current sharing, reduce the current stress of the transformer windings, rectifier diodes and output filter inductors and clamp the voltage stress of active switches at V in /2. Two center-tapped rectifiers are adopted to reduce the current rating of passive components at the secondary side. For each three-level PWM circuit, the series-connected two transformers are used to smooth load current. One transformer works as a forward-type transformer to transfer the input power to output load, and the other transformer works as an inductor to smooth the load current. Thus no output inductor is needed at the secondary side. Based on the resonant behavior by the output capacitance of MOSFETs and the resonant inductance at the transition interval, all MOSFETs can be turned on at ZVS with a wide range of load current. Experiments with a 1kW prototype are provided to verify the theoretical analysis and demonstrate the effectiveness of the proposed converter.
II. CIRCUIT CONFIGURATION
The circuit configuration of the proposed converter is shown in Fig. 1 4 , D 3 and D 4 . Circuit 1 and circuit 2 are operated by the phase shift of one-half of switching cycle. Three voltage levels V in , V in /2 and 0 are generated on v ab and v bc . Since the average voltages V C1 =V C2 =V in /2, three voltage levels V in /2, 0 and -V in /2 are generated on v p1 and v p2 . However, the voltages v p1 =-v p2 . Two series transformers are used in each circuit. Each transformer can be operated as transformers to achieve electric isolation and power transfer or operated as inductors to smooth output current. Thus, no inductor is needed in the output side.
III. OPERATION PRINCIPLE
The theoretical PWM waveforms of the proposed converter in a switching cycle are given in Fig. 2 . Before the discussion the operation principle, some assumptions are made to simplify the system analysis of the proposed converter. (1) there are ten operation modes in the proposed converter during a switching period. The duty cycle of each switch is equal to 0.5. The PWM signals of S 2 and S 3 are phase-shifted with respective to the PWM signals of S 1 and S 4 . Fig. 3 shows the equivalent circuits of ten operation modes in a switching period. Prior to time t 0 , S 1 , S 2 , D 2 and D 3 are conducting. Mode 1 [t 0 ≤t<t 1 ]: At t 0 , S 1 is turned off. Since i Lr1 (t 0 )<0 and i Lr2 (t 0 )>0, C r1 is charged linearly from zero voltage and C r4 is discharged linearly from V in /2 via the flying capacitor C f . The rising slope of the drain-to-source voltage of S 1 (or v Cr1 ) is limited by C r1 and C r4 . Thus, S 1 is turned off at ZVS. If the energy stored in L m1 and L m4 is greater than the energy stored in C r1 and C r4 , then C r4 can be discharged to zero voltage. Thus, the ZVS turn-on condition of S 4 is given as:
At t 1 , v Cr1 =V in /2 and v Cr4 =0. The time interval of mode 1 is expressed as:
The time delay t d between S 1 and S 4 must be greater than Dt 01 in order to achieve ZVS turn-on of S 4 
where V S2,drop and V Da,drop are the voltage drop on switch S 2 and diode D a , respectively. The slopes of the diode currents are given as:
where n=n p /n s is the turns ratio of T 1 -T 4 
The inductor current i Lr1 increases and i Lr2 decreases in this mode. The slopes of the diode currents are given as: 
This mode ends at t 0 +T s when S 1 is turned off. The circuit operations of the proposed converter in a switching period are completed.
IV. DESIGN CONSIDERATIONS
We neglect the effects of circuit in modes 1, 3, 6 and 8. Only modes 2, 4, 5, 7, 9 and 10 are discussed in this section. The average flying capacitor voltage V Cf is equal to V in /2 in modes 2 and 7. Based on the volt-second balance on L r1 , L m1 and L m2 , the average capacitor voltage V C1 is also equal to V in /2. Similarly, the average capacitor voltage V C2 is obtained as V in /2. Based on the volt-second balance on L m1 , the output voltage can be obtained as:
ripple magnetizing current Di Lm1 in mode 10 is less than the diode current reflected to primary side i D2 /n, then the ripple inductor current Di Lr1 in mode 10 can be expressed as: Fig. 3 . Operation modes of the proposed converter during one switching cycle (a) mode 1 (b) mode 2 (c) mode 3 (d) mode 4 (e) mode 5 (f) mode 6 (g) mode 7 (h) mode 8 (i) mode 9 (j) mode 10.
where r is the ripple current ratio of load current. From (31) and (32), the magnetizing inductance L m of T 1 -T 4 is given as:
The maximum diode currents are expressed as:
Since the average currents on capacitances C 1 and C 2 are zero, the average magnetizing currents I Lm1 -I Lm4 equal zero. In modes 5 and 10, we can obtain the voltage stresses of
The peak currents of switches S 1 -S 4 are given as:
In Fig. 3 , power is delivered from input source voltage to output load in modes 5 and 10. Thus, the root-mean-square (rms) currents of S 1 -S 4 can be expressed as: In mode 10, the inductor currents i Lr1 (t 0 ) (or i Lr1 (T s +t 0 )) and i Lr2 (t 0 ) (or i Lr2 (T s +t 0 )) are expressed as:
In mode 2, the inductor currents i Lr1 (t 2 ) and i Lr2 (t 2 ) are given as:
From (1) and (16), the necessary resonant inductance L r for ZVS turn-on of S 1 and S 4 is given as:
From (7) and (22), the necessary inductance L r to achieve ZVS turn-on of S 2 and S 3 is given as: 
V. EXPERIMENTAL RESULTS
Experiments with a laboratory prototype are provided to verify the theoretical analysis and demonstrate the effectiveness of the proposed converter. The specifications and circuit parameters of the proposed converter are: Fig. 4 gives the measured waveforms of the gate voltages of S 1 -S 4 , the primary side voltages v p1 and v p2 and the primary side currents at full load and the different input voltages. Three voltage levels are generated on v p1 and v p2 . The primary side voltages v p1 and v p2 are phase-shifted by one-half of switching cycle (complementary each other). If S 1 and S 2 are both in the on-state, the primary side current i Lr1 decreases and i Lr2 increases. On the other hand, i Lr1 increases and i Lr2 decreases if S 1 and S 2 are both in the off-state. It is also clear that the phase shift between S 1 and S 2 at V in =580V is greater than the phase shift at V in =480V. Therefore, the primary side voltages v p1 and v p2 at V in =580V have less duty cycle to transfer power form input voltage to output load. Fig.  5 gives the measured results of the gate voltage, drain voltage and switch current of the leading switch S 1 and the lagging switch S 2 at 20% load for low and high input voltages. It is clear in Fig. 5 that the leading and lagging switches S 1 and S 2 achieve ZVS turn-on at 20% for low and high input voltages. Similarly, Figs. 6 and 7 give the measured results of the gate voltage, drain voltage and switch current of S 1 and S 2 at 50% and 100% load, respectively, for both low and high input voltages. The leading and lagging switches are also turned on at ZVS at 50% and 100% loads shown in Figs. 6 and 7. The voltage stress of both switches S 1 and S 2 is equal to V in /2. Since the operation behaviors of S 3 and S 4 are identical with respective to S 2 and S 1 , it is clear that S 3 and S 4 realize ZVS turn-on from 20% load to 100% load. Fig. 8 gives the experimental waveforms of the DC blocking voltages v C1 and v C2 and the flying capacitor voltage v Cf at full load for both low and high input voltages. The average voltages of C 1 , C 2 and C f are equal to V in /2. Fig. 9 shows the experimental waveforms of the gate voltage v S1,gs and the secondary side diode currents at full load for both low and high input voltages. D2 and i D3 +i D4 of two three-level PWM circuits are balanced to supply one-half of load current. Fig. 10 shows the measured efficiencies of the proposed converter from 10% load to full load at different input voltages. 
VI. CONCLUSION
A soft switching DC/DC converter with two three-level PWM circuits with the sane power switches and two series-connected transformers is presented to achieve the functions of 1) ZVS turn-on for both the leading and lagging switches from 25% to 100% load, 2) low voltage stress of MOSFETs with v stress =V in /2 using three-level PWM scheme, 3) no output filter inductors using two series-connected transformers, and 4) low current stress of transformer windings, output inductors and rectifier diodes using two center-tapped circuit topologies. Phase-shift PWM is adopted to generate four PWM signals and to regulate the output voltage. The energy stored in the resonant inductance and magnetizing inductance is used to achieve ZVS turn-on of the leading switches. However, only the energy stored in the resonant inductance is used to achieve ZVS turn-on of the lagging switches. The system analysis, operation mode and design considerations of the proposed converter are discussed in detail. Finally, experiments with 1kW prototype are provided to verify the theoretical analysis and demonstrate the effectiveness of the proposed converter.
